


## Antiparallel Thyristor Module, 120A (DBC Module, open-frame type) Snubberless

### FEATURES

- Glass passivated thyristor chips
- Low thermal resistance with clip bonding
- Low thermal resistance for DBC package
- High commutation capability
- Packages are RoHS compliant

### APPLICATIONS

- DC motor control
- Temperature control
- Lighting control
- Soft starters



MAIN FEATURES		
SYMBOL	VALUE	UNIT
$I_{T(RMS)}$	120	A
$V_{DRM}/V_{RRM}$	1200 to 1600	V
$V_{RSM}$	1300 to 1700	V
$I_{GT(Q1)}$	max.80	mA

ABSOLUTE MAXIMUM RATINGS					
PARAMETER	SYMBOL	TEST CONDITIONS		VALUE	UNIT
RMS on-state current (full sine wave)	$I_{T(RMS)}$	W1C Sin.180°	$T_c=85^\circ\text{C}$	120	A
			$T_c=100^\circ\text{C}$	90	
Non repetitive surge peak on-state current (full cycle)	$I_{TSM}$	F = 50 Hz, $V_R = 0.6 V_{RRM}$ , $T_j = 25^\circ\text{C}$	t=10 ms	1400	A
			F = 50 Hz, $V_R = 0.6 V_{RRM}$ , $T_j = 125^\circ\text{C}$	t=10 ms	
$I^2t$ Value for fusing	$I^2t$	$T_j = 25^\circ\text{C}$	t=10 ms	1100	A <sup>2</sup> s
			$T_j = 125^\circ\text{C}$	t=10 ms	
Critical rate of rise of on-state current $I_G = 2xI_{GT}$ , $t_r \leq 100\text{ns}$	$di/dt$	$V_D = 66.7\% V_{DRM}$ , $t_p = 200\mu\text{s}$ , $I_G = 0.3\text{A}$ , $di_G/dt = 0.3\text{A}/\mu\text{s}$	$T_j=125^\circ\text{C}$	50	A/ $\mu\text{s}$
Turn-Off Time	$t_q$		$T_j=125^\circ\text{C}$	8	A
Gate-controlled delay time	$t_{gd}$	$I_G = 1\text{A}$ ; $di_G/dt = 1\text{A}/\mu\text{s}$	$T_j=25^\circ\text{C}$	1	$\mu\text{s}$
Gate-controlled rise time	$t_{gr}$	$V_D = 0.67*V_{DRM}$		2	
Storage temperature range	$T_{stg}$			- 40 to + 150	°C
Operating junction temperature range	$T_j$			- 40 to + 125	

© ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25 °C unless otherwise specified)

SNUBBERLESS and Logic level (3 quadrants)					
SYMBOL	TEST CONDITIONS	QUADRANT		VALUE	Unit
I <sub>GT</sub> <sup>(1)</sup>	V <sub>D</sub> = 12 V, R <sub>L</sub> = 30Ω	I - II - III	MAX.	80	mA
V <sub>GT</sub>		I - II - III		2	V
V <sub>GD</sub>	V <sub>D</sub> = V <sub>DRM</sub> , R <sub>L</sub> = 3.3KΩ T <sub>j</sub> = 125°C	I - II - III	MIN.	0.25	V
I <sub>GD</sub>		I - II - III	MIN.	3	mA
I <sub>H</sub> <sup>(2)</sup>	I <sub>T</sub> = 1000 mA	I - II - III	MAX.	200	mA
I <sub>L</sub>	I <sub>G</sub> = 1.2 I <sub>GT</sub>	I - II - III	MAX.	300	mA
dV/dt <sup>(2)</sup>	V <sub>D</sub> = 66.7% V <sub>DRM</sub> , gate open, T <sub>j</sub> = 125°C		MIN.	1000	V/μs
V <sub>INS</sub>	Insulation voltage, AC 50 HZ ; R.M.S. ; 1s/60s			3000/2500	V

STATIC CHARACTERISTICS					
SYMBOL	TEST CONDITIONS			VALUE	UNIT
V <sub>TM</sub> <sup>(2)</sup>	I <sub>TM</sub> = 100 A, t <sub>p</sub> = 380 μs	T <sub>j</sub> = 25°C	MAX.	1.25	V
V <sub>th</sub> <sup>(2)</sup>	Threshold voltage	T <sub>j</sub> = 125°C	MAX.	0.8	V
R <sub>d</sub> <sup>(2)</sup>	Dynamic resistance	T <sub>j</sub> = 125°C	MAX.	10	mΩ
I <sub>DRM</sub> I <sub>RRM</sub>	V <sub>D</sub> = V <sub>DRM</sub> V <sub>R</sub> = V <sub>RRM</sub>	T <sub>j</sub> = 25°C	MAX.	0.5	mA
		T <sub>j</sub> = 125°C		10	mA

Note 1: Minimum I<sub>GT</sub> is guaranteed at 5% of I<sub>GT</sub> max.

Note 2: For both polarities of A2 referenced to A1.


THERMAL RESISTANCE					
SYMBOL	TEST CONDITIONS			VALUE	UNIT
R <sub>th(j-c)</sub>	Junction to DBC (AC)			0.28	°C/W
R <sub>th(j-s)</sub>	cont.per thyristor			1.0	K/W
	Sin.180° per thyristor			1.1	K/W
	ont.per W1C			0.5	K/W
	Sin.180° per W1C			0.55	K/W

PRODUCT SELECTOR					
PART NUMBER	VOLTAGE (xx)		SENSITIVITY	TYPE	PACKAGE
	1200V	1600V			
120KQxxK	V	V	80 mA	Snubberless	DBC module


ORDERING INFORMATION					
ORDERING TYPE	MARKING	PACKAGE	WEIGHT	BASE Q'TY	DELIVERY MODE
120KQxxK	120KQxxK	DBC module	13g	50	Box

Note: xx = voltage


## ORDERING INFORMATION SCHEME




**Fig.1 Maximum power dissipation versus on-state RMS current (full cycle)**




**Fig.2 On-state rms current versus case temperature (full cycle)**




**Fig.3 On-state characteristics (maximum values).**




**Fig.4 Surge peak on-state current versus number of cycles.**





**Fig.5 Non-repetitive surge peak on-state current for a sinusoidal pulse and corresponding value of  $I^2t$ .**



**Fig.6 Relative variation of gate trigger, holding and latching current versus junction temperature (typical values)**



## Case Style



All dimensions in millimeters

